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Abstract— This paper presents the design and analysis of a parallel 
connected inverter configuration of. The configuration consists of 
parallel connected three-phase dc/ac inverter. Series resistors added 
to the inverter output to maintain same current in each inverter of the 
two parallel inverters, and to reduce the circulating current in the 
parallel inverters to the minimum. High frequency third harmonic 
injection PWM (THIPWM) employed to reduce the total harmonic 
distortion and to make maximum use of the voltage source. DSP was 
used to generate the THIPWM and the control algorithm for the 
converter. Selected experimental results have been shown to validate 
the proposed system. 
Keywords: Three-phase inverter, Third harmonic injection PWM, 
inverters parallel connection. 
I. INTRODUCTION 
mprovements in fast switching power devices have led to an 
increased interest in voltage source inverters (VSI) with 
pulse width modulation control (PWM). Control methods 
which generate the necessary PWM patterns could be 
classified as voltage controlled and current controlled PWM. 
With PWM control technologies, ac side of the three-phase 
inverter has the abilities of controllable power factor, 
sinusoidal output currents and bi-directional power transfer [1] 
[2]. The third harmonic injection method to control the power 
factor of the inverter output current used for three-phase 
inverter. However, it is very difficult to generate the right third 
harmonic amplitude [3] [4]. In hysteresis control the switching 
frequency varies significantly according to the power level and 
the dc link [5] [6].  
II. THREE PHASE INVERTER
A standard three-phase inverter is shown in Figure 1 
consisting of six controlled switches such as IGBT. In this 
converter, the line currents can be shaped to be sinusoidal at a 
unity power factor, as well as the output ac voltage can be 
regulated at a desired value. The inverter is connected to the 
load through three LC filters. THIPWM employed to make 
full use of the DC bus voltage with minimum harmonic 
distortion in the output voltage and current. 
Figure 1: Three-Phase Inverter 
The modulating signal is generated by injecting the third 
harmonic component to the 50 Hz fundamental component as 
given in the following equations.  
ttVra ?? 3sin19.0sin15.1 ?? (1) 
ttVrb ??? 3sin19.03
2sin15.1 ??
?
??
?
? ??
(2) 
ttVrc ??? 3sin19.03
4sin15.1 ??
?
??
?
? ??
(3) 
Using the modulator given will maintain the peak voltage 
equal to the dc voltage. 
The SIMULINK Embedded Target for the TI C2000 blocks 
used to construct system models and real-time control 
algorithm which is used from the SIMULINK library. Target 
for TI C2000 used along with Link for Code Composer Studio 
to automate code generation, execution, and communication 
with TI evaluation boards by inserting blocks for optimized 
functions, together with the appropriate board peripherals, into 
the model [8]. Three ePWM blocks used to obtain three-phase 
THIPWM for the three-phase inverter. Each ePWM block 
generate switching signal for one leg of the inverter as shown 
in Figure 2. 
 The modulating signal data generated using equation 1, 2 and 
3 and saved in lookup table. The carrier is provided by the 
ePWM block by applying suitable PWM setting. The carrier 
frequency is calculated from the following equations when the 
counter setting is up/down.  
I
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Figure 2: Generation of THIPWM 
? ?TTBCLKTBPRDTPWM ?? 2 (4) 
TPWM
FPWM 1? (5) 
CLKDIVHSPCLKDIV
SYSCLKOUTTBCLK
?
? (6) 
Where TPWM is the PWM interval, TBRD is the value saved 
in TBPRD register, TTBCLK is the time of one clock cycle, 
and FPWM is the carrier frequency. The clock frequency is 
calculated using equation 4 where SYSCLKOUT is the 
synchronous clock frequency which 100MHz, HSPCLKDIV is 
High Speed Time-base Clock Prescale Bits which to be 
selected as one of the following values (1, 2, 4, 6, 8, 10, 12, or 
14). CLKDIV is Time base Clock Prescale Bits which to be 
selected as one of the following values (2, 2, 4, 16, 32, 64, or 
128). The PWM cycle (TPWM) shown in Figure 3. 
Figure 3: One Switching Interval 
To prevent a short circuit in the dc link of IGBT voltage 
source PWM converters, the dead time period during which 
both the upper and lower IGBT’s of the inverter phase leg are 
off, need to be inserted in switching signals. The dead time can 
cause waveform distortion and the fundamental voltage loss of 
the converter.  To create dead time for the switches on the 
same leg the dead band (DB) module is used. The DB module 
supports independent values for rising edge (RED) and falling 
edge (FED) delays. The amount of delay is programmed using 
the dead band rising edge (DBRED) and dead band falling 
edge (DBFED) memory-mapped registers. These are 10-bit 
registers and their value represents the number of TBCLK 
periods a signal edge is delayed by. The formulas to calculate 
FED and RED respectively are as follow [8]: 
 TTBCLK DBFED FED ?? (7) 
TTBCLK DBRED RED ?? (8) 
III. PARALLEL CONNECTION
In parallel operation, two or more inverters are tied together to 
share the load. In this paper, a system of two units will be 
discussed for convenience. Figure 4 shows two inverters 
which are directly connected at input and output ends. The 
parallel connection done for the two bridges such that the dc 
side filters and the ac side filter are common for the two 
parallel inverters. Inverters with different ratings some times 
encountered to increase the power capability of the system, it 
is desirable to share the currents according to the rated power 
of each module. If the bridges inverter used non-identical 
IGBT's, current sharing and circulating current are to be 
considered.  
To study the current sharing and circulating current one mode 
of operation is to be considered. Figure 5 shows the mode of 
operation when the current IdA+ flowing through Q1A and 
Q1B, however the current IdA- flowing back to the source 
through Q6A and Q6b. the Figure shows the current sharing 
between Q1A and Q1B with two series resistors included. 
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Figure 4: Parallel Connection of Two Three-Phase Inverters 
The current sharing depends on the IGBT’s Q1A and Q1B, If 
VCE1A not equal to VCE1B as a result IdA+ will not be equal 
to IdB+. 
Figure 5: Circulating Current during One Switching Cycle 
To maintain similar current sharing between the two inverters 
series resistor R1 and R2 added between each leg of the six 
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legs and the common point as shown in Figure 8. R1 box 
consists of three resistors R11, R12, and R13. Similarly R2 
consists of R21, R22, and R23.   Including the resistances 
R11A and R11B as shown in Figure 8 must satisfy the 
following condition:   
BdBBCEAdAACE RIVRIV 111111 ?????
?? (9)
2
.
D
dBdA
III
let
?? ??
(10) 
? ? ACEBCEBAD VVRR
I
1111112
???
(11) 
? ?
B
D
ACEBCE
A RI
VVRor 111111
2
?
?
?
(12) 
To select the right value of R1 and R2 each of them suppose to 
be much smaller than the load resistance. The circuit will 
experience similar current sharing in all the modes of 
operation as a result the circulating current will be small.  
IV. MODE OF OPERATION 
The proposed configuration can be discussed in six modes of 
operation as shown in Table 4.1 considering the three-phase 
waveform shown in Figure 6. The modes of operation are 
discussed below: 
Figure 6: Three-phase waveform with six modes of operation  
Table 1: The state of switches over 2? interval 
Mode1 
Phase a and phase c are in a positive cycle whereas phase b is 
in negative cycle. The DC voltage VDC applied to the inverter 
output through six switches Q1A, Q1B, Q4A, Q4B, Q5A, and Q5B as 
shown in Figure 7.  
Mode 2 
Phase a is in a positive cycle whereas phase b and phase c are 
in the negative cycle. The DC voltage VDC applied to the 
inverter output through six switches Q1A, Q1B, Q4A, Q4B, Q6A,
and Q6B as shown in Figure 8. 
Mode 3 
Phase a and phase b are in a positive cycle whereas phase c is 
in negative cycle. The DC voltage VDC applied to the inverter 
output through six switches Q1A, Q1B, Q3A, Q3B, Q6A, and Q6B as 
shown in Figure 9.  
Mode 4  
Phase a and phase c are in a negative cycle whereas phase b is 
in positive cycle. The DC voltage VDC applied to the inverter 
output through six switches Q3A, Q3B, Q2A, Q2B, Q6A, and Q6B as 
shown in Figure 10. 
Mode 5
Phase a is negative in a cycle whereas phase b and phase c are 
in positive cycle. The DC voltage VDC applied to the inverter 
output through six switches Q3A, Q3B, Q2A, Q2B, Q5A, and Q5B as 
shown in Figure 11. 
Mode 6 
Phase a and phase b are in a negative cycle whereas phase c is 
in positive cycle. The DC voltage VDC applied to the inverter 
output through six switches Q5A, Q5B, Q2A, Q2B, Q4A, and Q4B as 
shown in Figure 12. 
Figure 7: The current path during Mode 1 
Figure 8: The current path during Mode 2. 
Mode
Q1A,
Q1B
Q2A,
Q2B
Q3A,
Q3B
Q4A,
Q4B
Q5A,
Q5B
Q6A,
Q6B
1  ON  OFF  OFF ON  ON  OFF 
2  ON  OFF  OFF  ON  OFF  ON 
3  ON  OFF  ON  OFF  OFF  ON 
4  OFF  ON  ON  OFF  OFF  ON 
5  OFF  ON  ON  OFF  ON  OFF 
6  OFF  ON  OFF  ON  ON  OFF 
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Figure 9: The current path during Mode 3. 
Figure 10: The current path during Mode 4. 
Figure 11: The current path during Mode 5.
Figure 12: The current path during Mode 6. 
V. EFFICIENCY OF PARALLEL CONNECTED INVERTER 
The power dissipation (PD) and the efficiency (?) in the three-
phase inverter can be calculated as follows:  
ACDCD P - P  P ?      (13) 
DC
AC
p
P
??
DCDCDC VIP
     (14) 
Where PD is the power dissipation of the inverter, PDC is the 
DC source power, and PAC is the inverter output power. 
Assuming ripple free current on the DC source, and unity 
power factor on the AC side the input power and the output 
power are calculated as: 
? ?      (15) 
phphAC VIP ? 33, ? ?     (16) 
 The inverter power is mainly dissipated by the IGBTs.  The 
parallel connection improves the switch power dissipation 
which improves the inverter efficiency.  
VI. RESULT AND DISCUSSION
A parallel connected inverter system was designed and 
implemented to verify the above discussion. The parameters of 
the system are as follow.
IGBT for inverter a is SSG60N60 with VCE(ON)=1.75V.  
IGBT for inverter b is IRGP50B60PD1 with VCE (ON) = 2V.  
LC at inverter output side L = 5 mH         C= 10 ?F
Carrier frequency = 4.5 kHz 
Figure 13 shows the THIPWM for the three-phase inverter. 
And the line voltage before filter is shown in Figure 14. Figure 
15shows the frequency spectrum of the line voltage which 
shows the fundamental frequency components and the carrier 
frequency components. The connection of two parallel 
inverters with different IGBTs ratings and without the resistor 
connection produces unbalance currents at the output of each 
inverter side as shown in Figure 16. Figure 17 shows the 
balance currents after resistor connection. Figure 18 shows the 
phase voltage and phase current on the load side. The THD for 
the voltage and current are shown in Figure 19 and Figure 20 
respectively
Grid 
voltage  
 Phase b  
Phase a  
Phase c  
?
Figure 13: three-phase THIPWM Synchronized with the Grid 
Voltage (5V/div, 5ms/div) 
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???
1)
1) Ch 1 100 Volt  5 ms
Figure 14: The line voltage before connecting the filter 
(100V/div, 5ms/div)  
???
1) Math:    10 dB  1 kHz          
Figure 15: Frequency spectrum of the line voltage (10dB/div, 
1kHz/div) 
?
Figure16: Current at each inverter output without resistor 
connection. (2a/div, 5ms/div) 
?
Figure 17: Current at each inverter output with resistor 
connection. (2a/div, 5ms/div) 
Carrier 
frequency 
components
???
1
2
1) Ch 1   50 V  5 ms
2) Ch 2   5 A    5 ms
Fundamental
components
       Phase voltage             Phase current
Figure 18: Phase voltage and phase current on the load side 
(50V/div, 5A/div, 5ms/div) 
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Figure 19: Harmonic spectrum of the phase voltage 
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Figure 20: Harmonic spectrum of the phase current 
With the connection of two inverters in parallel the total 
harmonic distortion (THD) on the output voltage and current is 
less than single inverter. Table 2 shows the harmonic 
distortion in each case using the phase voltage and phase 
current.
Table 2: Comparison between Parallel Inverters and Single 
Inverter in Input and Output Power, Current THD and Voltage 
THD.
Inverter
Input power 
(W) 
Output 
power 
(W) 
? Current 
THD
Voltage
THD
Single 930 909 97.7% 1.42% 1.43% 
Double  945 930 98.4% 1.36% 1.28% 
VII. CONCLUSION 
This paper presents a Parallel connected three-phase inverter. 
The improvement of parallel connection over single inverter is 
clearly shown. By comparing the THD and efficiency in single 
unit and parallel connected unit the THD improve and the 
efficiency as well. The THD reduced to be less than 1.5% for 
the current and the voltage. The power capability of the 
inverter system will be higher by connecting the inverters in 
parallel. The two inverters are sharing the same current value 
which reduces the circulating current to minimum.  
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